

## DOT MATRIX LCD 40-OUT SEGMENT DRIVER

## GENERAL DESCRIPTION

The NJU6407CR is a serial input, 40-out segment driver for dot matrix LCDs, especially useful as extension driver for LCD controller drivers like NJU6408B.

It consists of 40-bit (two of 20-bit) shift register, 40-bit latch, and 40 high voltage LCD drivers.

The shift direction of each 20-bit shift register can be set independently to each other, consequently the efficient extension driver allocation according to the number of characters and easy wiring with the LCD panel can be performed.

As the 40-driver have 4 level voltage inputs to drive the LCD, adjustable driving voltage according to the LCD panel can be supplied from the external power source.

The pin configuration of NJU6407CR is mirror inverted allocation against the NJU6407C.

## FEATURES

- 40 Segment Drivers
- 40-bit Shift Register


( Two of 20-bit Shift Registers )

Shift Direction of each 20-bit

Shift Registers Selection

- Two of Shift Direction Select Terminal
- Duty Ratio 1/8 to 1/16
- Fast Data Transmission (Shift Clock 3.3 MHz min.)
- External Power Supply for LCD Driving Voltage
- LCD Driving Voltage ---  $V_{DD} 3V \sim V_{DD} 13.5V$
- Operating Voltage --- 5 V ± 10 %
- Mirror Inverted Pin Configuration Against the NJU6407C
- Package Outline ---- QFP 56
- C-MOS Technology

**BLOCK DIAGRAM** 



New Japan Radio Co., Ltd.






NJU6407CRF



JRC



#### **TERMINAL DESCRIPTION**

No.	SYMBOL	FUNCTION
14~1 56~51 49~30	$\begin{array}{c} \text{SEG}_1 & \text{~} \text{SEG}_{14} \\ \text{SEG}_{15} & \text{~} \text{SEG}_{20} \\ \text{SEG}_{21} & \text{~} \text{SEG}_{40} \end{array}$	LCD segment driving terminal. Each terminal corresponds to each bit of shift register.
22, 50 23	V <sub>DD</sub> Vss	Power supply terminal (connect to the controller's V <sub>DD</sub> terminal) Power supply terminal (connect to the controller's V <sub>SS</sub> terminal)
29 28	082  081	Data input/output terminals for 21st to 40th bits shift register. Display data is input (output) synchronized with clock pulse. Input or output is selected by SHL2 terminal.
27 20		Data input/output terminals for 1st to 20th bits shift register. Display data is input (output) synchronized with clock pulse. Input or output is selected by SHL; terminal.
26, 25 24	V5, V3 V2	LCD driving power source terminals. Vpd≧V2≧V3≧V5
21	SCL	Shift register clock pulse input terminal. The data is shifted in the shift register by the falling edge of the clock pulse. A data setup time and hold time are required between data input and SCL. Clock pulse rising time ( $T_{\rm RS}$ ) and falling time ( $T_{\rm FS}$ ) should be set less than 50ns respectively.
19	LP	Latch pulse input terminal. The data in the shift register is Jacched to the Latch by this signal. "H" : Data writing, "L" : Data latch
18	LM	Alternate signal input for LCD driving.
16	SHL 1	Shift direction and input/output control terminal(Pull-up R). "H" or Open : Shift direction is from 1st bit to 20th bit. "L" : Shift direction is from 20th bit to 1st bit.
15	SHL2	Shift direction and input/output control terminal(Pull-up R). "H" or Open : Shift direction is from 21st bit to 40th bit. "L" : Shift direction is from 40th bit to 21st bit.
17	NC	Non connection.

-New Japan Radio Co., Ltd.

# JRC


## FUNCTIONAL DESCRIPTION

## (1) Shift register control


The 40-bit shift register is divided into two of 20-bit shift register. The shift direction of each 20-bit shift register can be set independently to each other shown in below.

Control Terminal	Input	Shift Direction
01/1	"H" or Open	$IOA_1 \rightarrow IOA_2$
SHL	"L"	10A1 ← 10A2
0.11	"H" or Open	$10B_1 \rightarrow 10B_2$
SHL <sub>2</sub>	"L"	10B1 ← 10B2


(1-1) When the terminals SHL<sub>1</sub> and SHL<sub>2</sub> are "H" or open, the data shift from SEG<sub>1</sub> to SEG<sub>40</sub>.



(1-2) When the terminals SHL<sub>1</sub> and SHL<sub>2</sub> are "L", the data shift from SEG<sub>40</sub> to SEG<sub>1</sub>.



(1-3) Reversed sift direction to each other is also available. SEG<sub>1</sub>  $\rightarrow$  SEG<sub>20</sub>  $\rightarrow$  SEG<sub>40</sub>  $\rightarrow$  SEG<sub>21</sub> example is shown in below:



## (2) LCD driver output truth table.

JRC

Input Data	Selection/Non-selection	LM	Driver Output (SEG1 to SEG40)
"H"	0.1	н	V <sub>5</sub>
П	Selection	L	Vod
	N 1 1	Н	V <sub>3</sub>
"L" Non-selection		L	• V2

## M ABSOLUTE MAXIMUM RATINGS

( Ta=25℃ )

PARAMETER	SYMBOL	RATINGS	UNIT
Supply Voltage ( 1 )	VDD	- 0.3 ~ + 7.0	۷
Supply Voltage (2) Note 1)	$V_{DD} \sim V_5$	$V_{DD}$ -13.5 ~ $V_{DD}$ +0.3	٧
Input Voltage	VIN	- 0.3 ~ V <sub>DD</sub> +0.3	٧
Operating Temperature	Topr	- 30 ~ + 80	°C
Storage Temperature	Tstg	- 55 ~ + 150	°C

Note 1) The relation :  $V_{DD} \ge V_2 \ge V_3 \ge V_5$  must be maintained.

### ELECTRICAL CHARACTERISTICS

• DC Characteristics


(  $V_{PP}=5V\pm10\%$  , Ta=-20  $\sim$  +75°C )

	-			1		- <del> </del>	1
PARAMETER	SYMBOL	COND	ITIONS	MIN	ТҮР	MAX	UNIT
	Vтң	LM, LP, SHL <sub>1</sub> , SHL <sub>2</sub> Terminals		0.8VDD		VDD	V
Input Voltage	Vil					0.2V <sub>DD</sub>	
	Гінт	V I H=VDD	LM, LP Terminals			1	uA
	1111	Vil=0V				- 1	
Input Current	11112	ViH=Vdd	SHL <sub>1</sub> , SHL <sub>2</sub> Terminals			1	
	112	V:L=0V		- 10	- 15	- 25	
Output Voltage	Vон	1o=- 40uA	IOA1, IOA2, IOB1, IOB2 Terminals	4.2			۷
	Vol	l₀= 400uA				0.4	
Driver On-resistance	Ron	ld=0.05mA	SEG₁ ~ SEG₄₀ Terminals			30	kΩ
Operating Current	ldd	SCL=1.5MHz, No Load	LM,LP=130us cycle		0.6	1.0	mA
LCD Driving Voltage	VLCD	V <sub>DD</sub> - V <sub>5</sub>	44	V <sub>DD</sub> -3.0		V <sub>₽₽</sub> - 13.5	۷




## • AC Characteristics

PARAMETER	SYMBOL	CONDITIONS	MIN	TYP	MAX	UNIT
Propagation Delay Time	TPLH(HL)	·			250	ns
Maximum Operating Frequency	fscl	Duty = 50 %	3.3			MHz
SCL Pulse Width	Tws		125			ns
LP Pulse Width	Twl.		125			ns
Set up Time	Tset	-	50			ns
SCL → LP Time	Isl		250			ns
LP → SCL Time	TLS		0			ns
Data Hold Time	THOLD		50			ns
SCL Rise, Fall Time	Trs, Trs				50	ns
LP Rise, Fall Time	T <sub>rl</sub> , T <sub>fl</sub>				1	us



-New Japan Radio Co.,Ltd.


5




JRC



1/5 Bias, 1/16 Duty Ratio



SEGMENT SIGNAL OUTPUT TIMING




PARAMETER	SYMBOL	CONDITIONS	MIN	TYP	MAX	UNIT
LP - SEG Output Delay Time	TLPSD	$C_L = 100 pF$			4.5	us
LM - SEG Output Delay Time	TLMSD	C <sub>L</sub> = 100pF			4.5	<u> </u>

-New Japan Radio Co., Ltd.

5

#### LCD DRIVING WAVEFORM EXAMPLE

1/5 Bias, 1/16 Duty Ratio




5


## M APPLICATION CIRCUITS

JR(

(1) 16-character 2-line Display Example ( Combine with NJU6408B )




(2) 24-character 2-line Display Example ( NJU6408B + NJU6407CR x 2 )



"New Japan Radio Co., Ltd."





-New Japan Radio Co.,Ltd.

(3) 40-character 2-line Display Example ( NJU6408B + NJU6407CR x 4 )

**MEMO** 

[CAUTION] The specifications on this databook are only given for information , without any guarantee as regards either mistakes or omissions. The application circuits in this databook are described only to show representative usages of the product and not intended for the guarantee or permission of any right including the industrial rights.